<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01005nam a2200217Ia 4500</leader>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">248</subfield>
    <subfield code="d">248</subfield>
  </datafield>
  <controlfield tag="001">0000757</controlfield>
  <controlfield tag="003">OSt</controlfield>
  <controlfield tag="005">20190328105746.0</controlfield>
  <controlfield tag="008">170602s9999    xx            000 0 und d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9788131518489</subfield>
  </datafield>
  <datafield tag="028" ind1=" " ind2=" ">
    <subfield code="q">2016</subfield>
    <subfield code="b">Allied Informatics, Jaipur</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="b">English</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="c">BSDU</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.395 </subfield>
    <subfield code="b">LEE</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Lee, Sunggu</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2="0">
    <subfield code="a">Advanced Digital Logic Design : using verilog, State Machines and Synthesis for FPGAs</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="b">Cengage Learning India Pvt. Ltd</subfield>
    <subfield code="a"> New Delhi</subfield>
    <subfield code="c">2012,c2006</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">462</subfield>
  </datafield>
  <datafield tag="504" ind1=" " ind2=" ">
    <subfield code="a">Contents :
1.Condensed Overview of Introductory Digital Logic Design 
2.Digital Logic Design Using hardware Description languages
3.Introduction to Verilog and Test Benches 
4.High-Level Verilog Coding for Synthesis
5.State Design
6.FPGA and Other Programmable Logic Devices 
7. Design of a USB Protocol Analyzer
8.Design of Fast Artithmetic Units
9.Design of a Pipelined RISC Microprocessor</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Electronics</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">ddc</subfield>
    <subfield code="c">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="b">BSDU</subfield>
    <subfield code="d">2016-11-28</subfield>
    <subfield code="g">475.00</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.395  LEE</subfield>
    <subfield code="p">000757</subfield>
    <subfield code="r">2020-02-12 00:00:00</subfield>
    <subfield code="v">475.00</subfield>
    <subfield code="w">2017-06-02</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
</record>
