<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>Principles of Testing Electronic Systems</title>
  </titleInfo>
  <name type="personal">
    <namePart>Mourad, Samiha</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart> Zorian, Yervant</namePart>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <place>
      <placeTerm type="code" authority="marccountry">xx</placeTerm>
    </place>
    <place>
      <placeTerm type="text">New Delhi</placeTerm>
    </place>
    <publisher>Wiley India Pvt. Ltd. India</publisher>
    <dateIssued>2015,c2000</dateIssued>
    <dateIssued encoding="marc">9999</dateIssued>
    <edition>2nd </edition>
    <issuance>monographic</issuance>
  </originInfo>
  <language>
    <languageTerm authority="iso639-2b" type="code">und</languageTerm>
  </language>
  <physicalDescription>
    <form authority="marcform">print</form>
    <extent>420</extent>
  </physicalDescription>
  <note>This is a textbook and professional reference in an important field of Integrated Circuit Design. The book emphasizes examples and practical applications. In response to reviews, the author provides more theory than is presently in the manuscript. This makes this book a serious competitor to the leading text by Abramovici</note>
  <note>Contents
DESIGN AND TEST.

· Overview of Testing.

· Defects, Failures, and Faults.

· Design Representation.

· VLSI Design Flow.

TEST FLOW.

· Role of Simulation in Testing.

· Automatic Test Pattern Generation.

· Current Testing.

DESIGN FOR TESTABILITY.

· Ad Hoc Test Techniques.

· Scan-Path Design.

· Boundary-Scan Testing.

· Built-in Self-Test.

SPECIAL STRUCTURES.

· Memory Testing.

· Testing FPGAs and Microprocessors.

· ADVANCED TOPICS.

· Synthesis for Testability.

· Testing SOCs.

Appendices.

Index.</note>
  <subject>
    <topic>Electronics</topic>
  </subject>
  <classification authority="ddc">621.381 548 MOU</classification>
  <identifier type="isbn">9788126523061</identifier>
  <identifier type="">Allied Informatics, Jaipur</identifier>
  <recordInfo>
    <recordContentSource authority="marcorg">BSDU</recordContentSource>
    <recordCreationDate encoding="marc">170602</recordCreationDate>
    <recordChangeDate encoding="iso8601">20190326123425.0</recordChangeDate>
    <recordIdentifier source="OSt">0002296</recordIdentifier>
    <languageOfCataloging>
      <languageTerm authority="iso639-2b" type="code">English</languageTerm>
    </languageOfCataloging>
  </recordInfo>
</mods>
