<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01264nam a2200229Ia 4500</leader>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">607</subfield>
    <subfield code="d">607</subfield>
  </datafield>
  <controlfield tag="001">0002326</controlfield>
  <controlfield tag="003">OSt</controlfield>
  <controlfield tag="005">20190326154040.0</controlfield>
  <controlfield tag="008">170602s9999    xx            000 0 und d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9788126519989</subfield>
  </datafield>
  <datafield tag="028" ind1=" " ind2=" ">
    <subfield code="q">2016</subfield>
    <subfield code="b">Allied Informatics, Jaipur</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="b">English</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="c">BSDU</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.395 </subfield>
    <subfield code="b">PHA</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Phadke, A A </subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2="0">
    <subfield code="a">Digital Logic Design and Principles</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="b">Wiley India Pvt. Ltd. India</subfield>
    <subfield code="a"> New Delhi</subfield>
    <subfield code="c">2009,c2009</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">227</subfield>
  </datafield>
  <datafield tag="500" ind1=" " ind2=" ">
    <subfield code="a">Digital logic design and vhdl is a core text for undergraduate students of computer science and engineering at all Indian universities. The text discusses the fundamental concepts of digital electronics with the help of easy-to-understand examples and tries to help visualize these digital designs by writing vhdl codes. Vhdl is used to demonstrate how the basic building blocks and larger systems are defined in a hardware description language, producing designs. combinational logic design combinational logic circuits latches and flip flops sequential logic design introduction to hdls introduction to state machines digital logic families programmable logic devices the memories.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Electronics</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a"> Deokar, S M</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">ddc</subfield>
    <subfield code="c">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="b">BSDU</subfield>
    <subfield code="d">2016-12-12</subfield>
    <subfield code="g">569.00</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.395  PHA</subfield>
    <subfield code="p">002326</subfield>
    <subfield code="r">2020-02-12 00:00:00</subfield>
    <subfield code="v">569.00</subfield>
    <subfield code="w">2017-06-02</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="b">BSDU</subfield>
    <subfield code="d">2016-12-12</subfield>
    <subfield code="g">569.00</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.395  PHA</subfield>
    <subfield code="p">002327</subfield>
    <subfield code="r">2020-02-12 00:00:00</subfield>
    <subfield code="v">569.00</subfield>
    <subfield code="w">2017-06-02</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">1</subfield>
    <subfield code="8">RB</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="b">BSDU</subfield>
    <subfield code="d">2016-12-12</subfield>
    <subfield code="g">569.00</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.395  PHA</subfield>
    <subfield code="p">002328</subfield>
    <subfield code="r">2020-02-12 00:00:00</subfield>
    <subfield code="v">569.00</subfield>
    <subfield code="w">2017-06-02</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">BSDU</subfield>
    <subfield code="b">BSDU</subfield>
    <subfield code="d">2016-12-12</subfield>
    <subfield code="g">569.00</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.395  PHA</subfield>
    <subfield code="p">002329</subfield>
    <subfield code="r">2020-02-12 00:00:00</subfield>
    <subfield code="v">569.00</subfield>
    <subfield code="w">2017-06-02</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
</record>
